//---------------------------------------------------------------------
// Study PDP register allocation
//---------------------------------------------------------------------
%set debug_print_ccode=true
main module REG1
    declare
	A : packed array [1..10] of 4 bit integer
	I : static 16 bit integer
    enddeclare

    A [i] := 1
    A [i] := 2
endmodule